


Rocky40/50 Discrete VGA Block Diagram
2007/12/20




Rocky 40/50 Schematic Index





Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR III SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPRS365BGLFT
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	LAN_RTL811C***
34	RJ45***
35	MDC***
36	CODEC-CX20561
37	AUDIO_AMP-G1431F2U
38	MICROPHONE & SPEAKER CONN
39	DSP***
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON***
44	Debug
45	CRT
46	LVDS & INVERTER CONNECTOR
47	TV OUT CONN***
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 2
53	IO BOARD
54	PORT Docking***
55	Super I/O & FIR
56	LED
57	DISCHARGE
58	SMS
60	DC power jack, Batter connn.
61	Blue Tooth
62	TPM***
65	MDC NUT & Hinksink NUT***
66	E-SATA***
68	XDP***
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.8VS & VCCP
83	POWER_I/O_DDR & VTT
84	POWER_I/O_***
85	PWR_VGA_CORE & 1.1V
87	POWER_SHUTDOWN#
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PM_SYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	+3VS
GPIO 06	GPI		+3VS
GPIO 07	GPI		+3VS
GPIO 08	GPI	EXT_SMI#	+3VSUS
GPIO 09	Native	UWB_ON	+3VSUS
GPIO 10	GPI	-	+3VSUS
GPIO 11	Native	EXT_SCI#	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	CB_SD#	+3VSUS
GPIO 14	GPI	RTLAN_DSM#	+3VSUS
GPIO 15	Native	-	+3VSUS
GPIO 16	Native	PM_DPRSLPVR	+3VS
GPIO 17	GPI	WLAN_LED	+3VS
GPIO 18	GPO	-	+3VS
GPIO 19	GPI	-	+3VS
GPIO 20	GPO	-	+3VS
GPIO 21	GPI	-	+3VS
GPIO 22	GPI	BT_DET#	+3VS
GPIO 23	Native	-	+3VS
GPIO 24	GPO	WLAN_ON	+3VSUS
GPIO 25	Native	-	+3VSUS
GPIO 26	Native	-	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	-	+3VSUS
GPIO 29	Native	USB_OC5#	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7#	+3VSUS
GPIO 32	GPO	-	+3VS
GPIO 33	GPO	-	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	CLK_SATA_REQ#	+3VS
GPIO 36	GPI	-	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC1#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	USB_OC8#	N/A
GPIO 45	Native	USB_OC9#	N/A
GPIO 46	Native	USB_OC10#	N/A
GPIO 47	Native	USB_OC11#	N/A
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	GPU_RST#	+3VS
GPIO 50	Native	PCI_REQ#1	+3VS
GPIO 51	Native	-	+3VS
GPIO 52	Native	PCI_REQ#2	+3VS
GPIO 53	Native	-	+3VS
GPIO 54	Native	PCI_REQ#3	+3VS
GPIO 55	Native	-	+3VS
GPIO 56	GPI	-	+3VSUS
GPIO 57	GPI	-	+3VSUS
GPIO 58	GPI	-	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	RTLAN_DSM #	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GPO	PWR_LED#	
GPA1	GPO	CHG_LED#	
GPA2	GPO	BATSEL_3S#	
GPA3	-	NOVO_CARE_LED#	
GPA4	GPO	LCD_BL_PWM	
GPA5	GPO	FAN_PWM	
GPA6	GPO	-	
GPA7	GPO	-	
GPB0	GPO	CHG_EN#	
GPB1	GPO	PRECHG	
GPB2	GPI	-	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GPO	PM_RSMRST#	
GPC0	GPI	-	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GPO	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GPO	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GPO	RFON_SW#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_SUSC#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GPO	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	-	
GPE0	GPO	VSUS_ON	
GPE1	GPO	SUSC_EC#	
GPE2	GPO	SUSB_EC#	
GPE3	GPO	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	-	
GPE6	GPI	LID_SW#	
GPE7	GPO	MEDIA_KEY#	
GPF0	GPI	-	
GPF1	GPI	NOVO_CARE#	
GPF2	ALT	TP1_CLK	
GPF3	ALT	TP1_DAT	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GPO	THRO_CPU	
GPF7	GPO	SUSPEND_LED#	
GPG0	GPI	PM_THERM#_EC	
GPG1	ALT	PM_SUSB#	
GPG2	GPO	BAT1_CNT2#	
-	-	-	
-	-	-	

[illegible]






Thermal Trip signal(From CPU to ICH-9M and sequence)



<http://hobi-elektronika.net>

		Title :	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date:	Monday, December 17, 2007		Sheet 6 of 94

+3VS  +3VS 3,8,11,14,15,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92
+1.8V  +1.8V 8,9,11,13,83,91
M_VREF_MCH  M_VREF_MCH 8,9,11

SMBus Slave Address:A0H

temp_5886_t101
(12G025M22000LVwith 12G025C2200WLV
co-lay symbol)

SMBus Slave Address: A0H

Place near SO-DIMM_0

Layout Note: Place these caps near SO DIMM 0

Layout Note: Place these caps near SO DIMM 0

VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the
GMCH than SO-DIMM 1

Layout Note: Place these Caps near SO DIMM 0



PLACE NEAR SO-DIMM_0 / SO-DIMM_1

+3VS  +3VS 3,7,11,14,15,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92

+1.8V  +1.8V 7,9,11,13,83,91


M_VREF_MCH  M_VREF_MCH 7,9,11

temp_5886_t102
(12G025032005LV with 12G025022004LV
CO-LAY symbol)




Layout Note: Place these Caps near SO DIMM 1

VREF -> 10/10 mils



<http://hobi-elektronika.net>


+5V 44,56,57,91
+1.8V 7,8,11,13,83,91
M_VREF_MCH 7,8,11
+0.9VS 83





M_A_A[0..13] 7,12
M_A_BS[0..2] 7,12
M_A_CAS# 7,12
M_A_RAS# 7,12
M_A_WE# 7,12

M_B_A[0..13] 8,12
M_B_BS[0..2] 8,12
M_B_CAS# 8,12
M_B_RAS# 8,12
M_B_WE# 8,12




M_CS#[0..3] 7,8,11
M_ODT[0..3] 7,8,11
M_CKE[0..3] 7,8,11




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS




+VCCP





CAP 0.1U within 100 miles from GMCH



3 H_A#[35:3] H_A#[35:3]
3 H_REQ#[4:0] H_REQ#[4:0]
3 H_D#[63:0] H_D#[63:0]









VCC SM POWER

VCC GFX NCTF



Max: 6327mA

VCC GFX

VCC SM LF




Close to GMCH




VCC CORE

POWER

VCC NCTF





CANTIGA_CHIPSET



CANTIGA_CHIPSET

Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially.






CFG5 : DMI STRAP
HIGH = DMI X 4 (Default)
LOW = DMI X 2

CFG6 : Integrated TPM Host Interface
HIGH = iTPM disable (Default)
LOW = iTPM enable

CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite
HIGH = With confidentiality (Default)
LOW = Without confidentiality


CFG9 : PCIE GRAPHIC LANE
LOW = Reverse Lanes
HIGH = Normal Operation (Default)

CFG16 : FSB Dynamic ODT
HIGH = Enable (Default)
LOW = Disable




CFG10 : PCIe Loopback
HIGH = Disable (Default)
LOW = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)



CFG19 : DMI Lane Reversal
LOW = NORMAL (default)
HIGH = Reverse Lanes

CFG20 : SDVO/PCIE CONCURRENT MODE
LOW = ONLY SDVO or PCIE is Operational (Default)
HIGH = SDVO and PCIE are operating simultaneously via the PEG port




U1001I
CANTIGA_CHIPSET

U1001J
CANTIGA_CHIPSET

+3VS +3VS 3,7,8,11,14,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51




<http://hobi-elektronika.net>

		Title : ***	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	16	of 94





<http://hobi-elektronika.net>

		Title : ***	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet 17 of 94	













<http://hobi-elektronika.net>

		Title : ***	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	18 of 94	



<http://hobi-elektronika.net>

		Title : ***	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet 19 of 94	




[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap


00 = Reserved


01 = Enter XOR Chain

10 = Normal Operation (Default)

11 = Set PCIe Port Config Bit 1












ICH9-M

+12VSUS		+12VSUS	52,81,91
+12VS		+12VS	45,91
+3VA		+3VA	20,30,31,53,57,81
+3VSUS		+3VSUS	20,21,22,23,25,30,37,53,81,88,91,92
+3VS		+3VS	3,7,8,11,14,15,20,22,23,25,29,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92



EC







ASUS		Title : SPI ROM	
		Engineer: Tina Lee	
Size	Project Name		Rev
Custom	Rocky 40/50		1.0
Date: Thursday, December 20, 2007		Sheet	25 of 94



<http://hobi-elektronika.net>


		Title :	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date:	Monday, December 17, 2007	Sheet	26 of 94

5	4	3	2	1
D				D
C				C
B				B
A				A


		Title :	
Engineer: <i>Tina Lee</i>			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	27 of 94




<http://hobi-elektronika.net>

		Title :	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date:	Monday, December 17, 2007	Sheet	28 of 94


+VCCP ○ +VCCP 5,10,11,13,14,20,23,80,82
+3VS ○ +3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,40,41,45,46,48,50,51,53,57,58,59,61,70,74,75,91,92



C2917, C2918, C2919 near CLK Gen.




7,8,24,25 SMB_CLK_M
7,8,24,25 SMB_DAT_M



		FSLC	FSLB	FSLA
BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0

C2921, C2922, C2923, C2924, C2925, C2926,
C2927, C2928, C2929, C2930 near CLK Gen.




<http://hobi-elektronika.net>

CR#_A	0 = SRC 0 1 = SRC 2	SATA
CR#_B	0 = SRC 1 1 = SRC 4	MCH
CR#_C	0 = SRC 0 1 = SRC 2	
CR#_D	0 = SRC 1 1 = SRC 4	
CR#_E	SRC 6	WLAN
CR#_F	SRC 8	LAN
CR#_G	SRC 9	New Card
CR#_H	SRC 10	Robson

Latched Input Select

0 = SRC 8 Decide pin
1 = CPU_ITP CLK 46,47



27_Select=0, Decide pin
pin#13/14=DOT96; 13/14,17/18
pin#17/18=LCD_SST;


27_Select=1,
pin#13/14=SRC0;
pin#17/18=27MHz non-spread SE clock;





For GM/GL, need to PD for 96MHz output.
For PM, need to PU for 27MHz output.

For Switch

PWR SWITCH




LID SWITCH




close to connector

Note:
LID_SW# is easy to cause high voltage damage when
plugging inverter board connector to M/B with AC present.
Need to add bidirectional diode to protect this pin.

For Thermal Control Method




TOUCH PAD CONN




TP : Touch Pad
TP1: Track Point

TRACK POINT CONN



Keyboard Connector



Reserve for WWAN


<http://hobi-elektronika.net>




		Title : POWER-ON SEQUENCE	
Engineer: <i>Tina Lee</i>			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet	32 of 94




<http://hobi-elektronika.net>

		Title : *****	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	33	of 94


5	4	3	2	1
D				D
C				C
B				B
A				A

		Title : *****	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	34	of 94





<http://hobi-elektronika.net>


		Title : MDC	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	35	of 94




DePOP Circuit




JACK GND



SPEAKER AMP




EXT MICROPHONE




Reserved the external MIC bias(T filter).

SPEAKER CONNECTOR




12G171010050LV
ACES/87213-0500G




<http://hobi-elektronika.net>








<http://hobi-elektronika.net>

		Title : FM2010 DSP	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	39	of 94



<http://hobi-elektronika.net>







5

4

3

2

1

D

D

C

C

B

B



A

A


<http://hobi-elektronika.net>



		Title : NEW CARD	
Engineer: <i>Tina Lee</i>			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	43	of 94

Block A






If don't support NewCard Debug Card,Pls do
(a) DNI all components of block A
(b) Mount Block C (RN5401,R6975)






PLACE ESD Diodes near VGA port




<http://hobi-elektronika.net>


LVDS CNT



Power Switch for LCD Power



INVERTER CNT





D

C

B

A

D




C

B

A



<http://hobi-elektronika.net>

		Title : TV_OUT CON	
Engineer: <i>Tina Lee</i>			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet 47	of	94




HDMI CNT


12G241101935LV



Thermal Sensor






U5003 Close to SB and DIMM (Remove after DV stage)









<http://hobi-elektronika.net>

ODD CON




SATA HDD CON








IO BOARD




For Media Control Board




SMALL BOARD



Wireless Switch





D

C

B

A

D

C


B

A


<http://hobi-elektronika.net>

		Title : Port Docking	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet 54 of 94		








	A	B	C	D	E
1					
2					
3					
4					
5					


		Title : Super I/O & FIR	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	55 of 94


LED CONN





Power Button CONN












DC IN CONN





Without Battery & Pull out Adapter

Battery CONN




Blue Tooth




To match WHQL test.Due to BT wake up to spend much time if use +3VS.So,change to +3V,let BT can work quickly when S3 wake up.

	5	4	3	2	1
D					
C					
B					
A					

		Title : TPM	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007	Sheet	62	of 94

Finger Print BOARD









<http://hobi-elektronika.net>

ASUS		Title : FP	
Size Custom		Engineer: Sean	
Project Name		ROCKY	
Date: Monday, December 17, 2007		Rev 1.3	
Sheet 63 of 94			




<http://hobi-elektronika.net>


		Title :	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date:	Monday, December 17, 2007		Sheet 64 of 94




For Fan Stand Off
C217B189D142 PTH (mirror/BOT)




For KB Stand Off
CT217B189D142 PTH (TOP)




For MLB Stand Off
CT217B236I162D142
PTH (BOT)




For HDD StandOff
(BOT) 5.5 PAD




For BTStandOff
(TOP) 5.5 PAD




MLB SCREW HOLE PTH




TOOLING HOLE



A	B	C	D	E
E				
D				
C				
B				
A				

		Title : E-SATA	
Engineer: Tina Lee			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet	66 of 94






<http://hobi-elektronika.net>







		Title : Minicard card & Nut	
Engineer: <i>Tina Lee</i>			
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: <u>Monday, December 17, 2007</u>		Sheet	67 of 94


	5	4	3	2	1
D					
C					
B					
A					



		Title : XDP	
Engineer: Tina Lee			
Size	Project Name		Rev
A4	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	68 of 94















TRANSITION CAPS FOR VSYNC & HSYNC





IO BOARD



For EMI, Close to J5302




CAMERA



MBR1 and MBR2 use 07G001145011
MQ1 ~ MQ4 use 07G003093211
ML1 Nostuff
MR8 Nostuff
MC7 Nostuff
MJ1 ~ MJ5 Nostuff



AMOM

IO BOARD









<http://hobi-elektronika.net>

IO BOARD



Transformer
close CN3402




<Variant Name>

ASUS		Title : LAN-RJ45	
ASUSTeK COMPUTER INC		Engineer: Warren	
Size Custom	Project Name Rocky 50 IO Board	Rev 1.1	
Date: Thursday, December 20, 2007		Sheet	78 of 94

3.3V level logic level: DPRSLPVR, SHDN#
1.05V level logic: VID, PSI#, DPRSTP#
$$P_{OUT} = (V_{CSN2} - V_{GND5}) \times (CSP1 - CNS1 + CSP2 - CSN2) / 16.67mV$$




+5V / +3.3V POWER SUPPLY




<http://hobi-elektronika.net>

+1.5VS / +VCCP POWER SUPPLY




<http://hobi-elektronika.net>

+1.8V / +0.9VS POWER SUPPLY



<Variant Name>


		Title : POWER_I/O_DDR & VTT	
<OrgName>		Engineer: Morris Tseng	
Size Custom	Project Name Rocky 40/50		Rev 1.0
Date: Thursday, December 20, 2007		Sheet 83 of 94	




<http://hobi-elektronika.net>

VGA / +1.1V POWER SUPPLY

GPU_VID1	GPU_VID0	+GPU_VCORE
HIGH	HIGH	1.17V
HIGH	LOW	1.09V
LOW	LOW	0.90V
LOW	HIGH	1.17V



	5	4	3	2	1
D					
C					
B					
A					

		Title : PWR_****	
<OrgName>		Engineer: Morris Tseng	
Size A4	Project Name Rocky 40/50		Rev 1.0
Date: Monday, December 17, 2007		Sheet 86	of 94

D

D

C

C

B

B


A

A


<http://hobi-elektronika.net>

		Title : POWER_SHUTDOWN#	
<OrigName>		Engineer: Morris Tseng	
Size	Project Name		Rev
Custom	Rocky 40/50		1.0
Date: Monday, December 17, 2007		Sheet	87 of 94

BATTERY CHARGER




<http://hobi-elektronika.net>




<http://hobi-elektronika.net>


BATTERY IN DETECT




ADAPTER IN DETECT




SUSB#_PWR Load SW



SUSC#_PWR Load SW




Enable Signal





<http://hobi-elektronika.net>

POWER GOOD DETECTOR



<http://hobi-elektronika.net>





VR_VID0~VR_VID6, H_DPRSTP#,
MCH_OK, PM DPRSLPVR, PM PSI#,
VCCSENSE, VSSSENSE, STP_CPU#